Search Results Heading

MBRLSearchResults

mbrl.module.common.modules.added.book.to.shelf
Title added to your shelf!
View what I already have on My Shelf.
Oops! Something went wrong.
Oops! Something went wrong.
While trying to add the title to your shelf something went wrong :( Kindly try again later!
Are you sure you want to remove the book from the shelf?
Oops! Something went wrong.
Oops! Something went wrong.
While trying to remove the title from your shelf something went wrong :( Kindly try again later!
    Done
    Filters
    Reset
  • Language
      Language
      Clear All
      Language
  • Subject
      Subject
      Clear All
      Subject
  • Item Type
      Item Type
      Clear All
      Item Type
  • Discipline
      Discipline
      Clear All
      Discipline
  • Year
      Year
      Clear All
      From:
      -
      To:
  • More Filters
614 result(s) for "639/624/399/1099"
Sort by:
Roadmapping the next generation of silicon photonics
Silicon photonics has developed into a mainstream technology driven by advances in optical communications. The current generation has led to a proliferation of integrated photonic devices from thousands to millions-mainly in the form of communication transceivers for data centers. Products in many exciting applications, such as sensing and computing, are around the corner. What will it take to increase the proliferation of silicon photonics from millions to billions of units shipped? What will the next generation of silicon photonics look like? What are the common threads in the integration and fabrication bottlenecks that silicon photonic applications face, and which emerging technologies can solve them? This perspective article is an attempt to answer such questions. We chart the generational trends in silicon photonics technology, drawing parallels from the generational definitions of CMOS technology. We identify the crucial challenges that must be solved to make giant strides in CMOS-foundry-compatible devices, circuits, integration, and packaging. We identify challenges critical to the next generation of systems and applications—in communication, signal processing, and sensing. By identifying and summarizing such challenges and opportunities, we aim to stimulate further research on devices, circuits, and systems for the silicon photonics ecosystem. In order to complete the transition to the era of large-scale integration, silicon photonics will have to overcome several challenges. Here, the authors outline what these challenges are and what it will take to tackle them.
An on-chip photonic deep neural network for image classification
Deep neural networks with applications from computer vision to medical diagnosis 1 – 5 are commonly implemented using clock-based processors 6 – 14 , in which computation speed is mainly limited by the clock frequency and the memory access time. In the optical domain, despite advances in photonic computation 15 – 17 , the lack of scalable on-chip optical non-linearity and the loss of photonic devices limit the scalability of optical deep networks. Here we report an integrated end-to-end photonic deep neural network (PDNN) that performs sub-nanosecond image classification through direct processing of the optical waves impinging on the on-chip pixel array as they propagate through layers of neurons. In each neuron, linear computation is performed optically and the non-linear activation function is realized opto-electronically, allowing a classification time of under 570 ps, which is comparable with a single clock cycle of state-of-the-art digital platforms. A uniformly distributed supply light provides the same per-neuron optical output range, allowing scalability to large-scale PDNNs. Two-class and four-class classification of handwritten letters with accuracies higher than 93.8% and 89.8%, respectively, is demonstrated. Direct, clock-less processing of optical data eliminates analogue-to-digital conversion and the requirement for a large memory module, allowing faster and more energy efficient neural networks for the next generations of deep learning systems. Using a three-layer opto-electronic neural network, direct, clock-less sub-nanosecond image classification on a silicon photonics chip is demonstrated, achieving a classification time comparable with a single clock cycle of state-of-the-art digital implementations.
Deep learning for the design of photonic structures
Innovative approaches and tools play an important role in shaping design, characterization and optimization for the field of photonics. As a subset of machine learning that learns multilevel abstraction of data using hierarchically structured layers, deep learning offers an efficient means to design photonic structures, spawning data-driven approaches complementary to conventional physics- and rule-based methods. Here, we review recent progress in deep-learning-based photonic design by providing the historical background, algorithm fundamentals and key applications, with the emphasis on various model architectures for specific photonic tasks. We also comment on the challenges and perspectives of this emerging research direction.The application of deep learning to the design of photonic structures and devices is reviewed, including algorithm fundamentals.
Microcomb-driven silicon photonic systems
Microcombs have sparked a surge of applications over the past decade, ranging from optical communications to metrology 1 – 4 . Despite their diverse deployment, most microcomb-based systems rely on a large amount of bulky elements and equipment to fulfil their desired functions, which is complicated, expensive and power consuming. By contrast, foundry-based silicon photonics (SiPh) has had remarkable success in providing versatile functionality in a scalable and low-cost manner 5 – 7 , but its available chip-based light sources lack the capacity for parallelization, which limits the scope of SiPh applications. Here we combine these two technologies by using a power-efficient and operationally simple aluminium-gallium-arsenide-on-insulator microcomb source to drive complementary metal–oxide–semiconductor SiPh engines. We present two important chip-scale photonic systems for optical data transmission and microwave photonics, respectively. A microcomb-based integrated photonic data link is demonstrated, based on a pulse-amplitude four-level modulation scheme with a two-terabit-per-second aggregate rate, and a highly reconfigurable microwave photonic filter with a high level of integration is constructed using a time-stretch approach. Such synergy of a microcomb and SiPh integrated components is an essential step towards the next generation of fully integrated photonic systems. A simple and power-efficient microcomb source is used to drive complementary metal–oxide–semiconductor silicon photonic engines, a step towards the next generation of fully integrated photonic systems.
An optical neural chip for implementing complex-valued neural network
Complex-valued neural networks have many advantages over their real-valued counterparts. Conventional digital electronic computing platforms are incapable of executing truly complex-valued representations and operations. In contrast, optical computing platforms that encode information in both phase and magnitude can execute complex arithmetic by optical interference, offering significantly enhanced computational speed and energy efficiency. However, to date, most demonstrations of optical neural networks still only utilize conventional real-valued frameworks that are designed for digital computers, forfeiting many of the advantages of optical computing such as efficient complex-valued operations. In this article, we highlight an optical neural chip (ONC) that implements truly complex-valued neural networks. We benchmark the performance of our complex-valued ONC in four settings: simple Boolean tasks, species classification of an Iris dataset, classifying nonlinear datasets (Circle and Spiral), and handwriting recognition. Strong learning capabilities (i.e., high accuracy, fast convergence and the capability to construct nonlinear decision boundaries) are achieved by our complex-valued ONC compared to its real-valued counterpart. Most demonstrations of optical neural networks for computing have been so far limited to real-valued frameworks. Here, the authors implement complex-valued operations in an optical neural chip that integrates input preparation, weight multiplication and output generation within a single device.
Space-efficient optical computing with an integrated chip diffractive neural network
Large-scale, highly integrated and low-power-consuming hardware is becoming progressively more important for realizing optical neural networks (ONNs) capable of advanced optical computing. Traditional experimental implementations need N 2 units such as Mach-Zehnder interferometers (MZIs) for an input dimension N to realize typical computing operations (convolutions and matrix multiplication), resulting in limited scalability and consuming excessive power. Here, we propose the integrated diffractive optical network for implementing parallel Fourier transforms, convolution operations and application-specific optical computing using two ultracompact diffractive cells (Fourier transform operation) and only N MZIs. The footprint and energy consumption scales linearly with the input data dimension, instead of the quadratic scaling in the traditional ONN framework. A ~10-fold reduction in both footprint and energy consumption, as well as equal high accuracy with previous MZI-based ONNs was experimentally achieved for computations performed on the MNIST and Fashion-MNIST datasets. The integrated diffractive optical network (IDNN) chip demonstrates a promising avenue towards scalable and low-power-consumption optical computational chips for optical-artificial-intelligence. Here, we propose the integrated diffractive optical network for implementing parallel Fourier transforms, convolution operations and application-specific optical computing with reduced footprint and energy consumption.
Microcomb-based integrated photonic processing unit
The emergence of parallel convolution-operation technology has substantially powered the complexity and functionality of optical neural networks (ONN) by harnessing the dimension of optical wavelength. However, this advanced architecture faces remarkable challenges in high-level integration and on-chip operation. In this work, convolution based on time-wavelength plane stretching approach is implemented on a microcomb-driven chip-based photonic processing unit (PPU). To support the operation of this processing unit, we develop a dedicated control and operation protocol, leading to a record high weight precision of 9 bits. Moreover, the compact architecture and high data loading speed enable a preeminent photonic-core compute density of over 1 trillion of operations per second per square millimeter (TOPS mm −2 ). Two proof-of-concept experiments are demonstrated, including image edge detection and handwritten digit recognition, showing comparable processing capability compared to that of a digital computer. Due to the advanced performance and the great scalability, this parallel photonic processing unit can potentially revolutionize sophisticated artificial intelligence tasks including autonomous driving, video action recognition and image reconstruction. Optical neural networks face remarkable challenges in high-level integration and on-chip operation. In this work the authors enable optical convolution utilizing time-wavelength plane stretching approach on a microcomb-driven chip-based photonic processing unit.
Hybrid integrated quantum photonic circuits
Recent developments in chip-based photonic quantum circuits have radically impacted quantum information processing. However, it is challenging for monolithic photonic platforms to meet the stringent demands of most quantum applications. Hybrid platforms combining different photonic technologies in a single functional unit have great potential to overcome the limitations of monolithic photonic circuits. Our Review summarizes the progress of hybrid quantum photonics integration, discusses important design considerations, including optical connectivity and operation conditions, and highlights several successful realizations of key physical resources for building a quantum teleporter. We conclude by discussing the roadmap for realizing future advanced large-scale hybrid devices, beyond the solid-state platform, which hold great potential for quantum information applications.The Review summarizes the progress of hybrid quantum photonics integration in terms of its important design considerations and fabrication approaches, and highlights some successful realizations of key physical resources for building integrated quantum devices, such as quantum teleporters, quantum repeaters and quantum simulators.
3D integration enables ultralow-noise isolator-free lasers in silicon photonics
Photonic integrated circuits are widely used in applications such as telecommunications and data-centre interconnects 1 – 5 . However, in optical systems such as microwave synthesizers 6 , optical gyroscopes 7 and atomic clocks 8 , photonic integrated circuits are still considered inferior solutions despite their advantages in size, weight, power consumption and cost. Such high-precision and highly coherent applications favour ultralow-noise laser sources to be integrated with other photonic components in a compact and robustly aligned format—that is, on a single chip—for photonic integrated circuits to replace bulk optics and fibres. There are two major issues preventing the realization of such envisioned photonic integrated circuits: the high phase noise of semiconductor lasers and the difficulty of integrating optical isolators directly on-chip. Here we challenge this convention by leveraging three-dimensional integration that results in ultralow-noise lasers with isolator-free operation for silicon photonics. Through multiple monolithic and heterogeneous processing sequences, direct on-chip integration of III–V gain medium and ultralow-loss silicon nitride waveguides with optical loss around 0.5 decibels per metre are demonstrated. Consequently, the demonstrated photonic integrated circuit enters a regime that gives rise to ultralow-noise lasers and microwave synthesizers without the need for optical isolators, owing to the ultrahigh-quality-factor cavity. Such photonic integrated circuits also offer superior scalability for complex functionalities and volume production, as well as improved stability and reliability over time. The three-dimensional integration on ultralow-loss photonic integrated circuits thus marks a critical step towards complex systems and networks on silicon. Three-dimensional integration of distributed-feedback lasers and ultralow-loss silicon nitride waveguides results in ultralow-noise lasers without the need for optical isolators.
Photonic zero mode in a non-Hermitian photonic lattice
Zero-energy particles (such as Majorana fermions) are newly predicted quasiparticles and are expected to play an important role in fault-tolerant quantum computation. In conventional Hermitian quantum systems, however, such zero states are vulnerable and even become vanishing if couplings with surroundings are of the same topological nature. Here we demonstrate a robust photonic zero mode sustained by a spatial non-Hermitian phase transition in a parity-time (PT) symmetric lattice, despite the same topological order across the entire system. The non-Hermitian-enhanced topological protection ensures the reemergence of the zero mode at the phase transition interface when the two semi-lattices under different PT phases are decoupled effectively in their real spectra. Residing at the midgap level of the PT symmetric spectrum, the zero mode is topologically protected against topological disorder. We experimentally validated the robustness of the zero-energy mode by ultrafast heterodyne measurements of light transport dynamics in a silicon waveguide lattice. Zero-energy states such as Majorana fermions could improve quantum computation, but they are not stable under strong coupling conditions. Here, Pan et al. demonstrate a photonic implementation of a topologically protected, non-Hermitian-enhanced, thus stable, zero mode in a non-Hermitian lattice.