Catalogue Search | MBRL
Search Results Heading
Explore the vast range of titles available.
MBRLSearchResults
-
DisciplineDiscipline
-
Is Peer ReviewedIs Peer Reviewed
-
Item TypeItem Type
-
SubjectSubject
-
YearFrom:-To:
-
More FiltersMore FiltersSourceLanguage
Done
Filters
Reset
2,114
result(s) for
"Broadband amplifiers"
Sort by:
Design of ultra wideband power transfer networks
Combining analytic theory and modern computer-aided designtechniques this volume will enable you to understand and designpower transfer networks and amplifiers in next generation radiofrequency (RF) and microwave communication systems.
Power-efficient low-noise 86 GHz broadband amplifier in 130 nm SiGe BiCMOS
2014
A power-efficient, low-noise, broadband amplifier is demonstrated in a 130 nm SiGe BiCMOS process. The circuit exhibits a 20 dB gain, 86 GHz bandwidth and consumes only 89 mW DC power, achieving a gain-bandwidth against DC power efficiency of 9.66 GHz/mW – a significant improvement over the prior art. Ultra-high data rates (>80 Gbit/s) are supported owing to a low group delay variation of ±5.9 ps up to 100 GHz. Intended as a low-noise transimpedance front-end for optical receivers, the circuit exhibits a low average input-referred-noise of 20.4 pA/✓Hz, which is comparable to or better than the state-of-the-art at much lower data rates.
Journal Article
spiralling up to control
2014
Researchers at the Dresden University of Technology in Germany have proposed the first broadband amplifier using vertical inductors. Vertical inductors, are passive inductors with the spiral plane oriented perpendicularly to the chip substrate, as in the lower figure. Since working on their Letter, the group have been designing new circuits using this vertical inductor technology. However, other applications of vertical inductors are also being investigated. The increase in the demand for high data rate does not equate to the increase in the speed of active devices in analogue circuits. In the future it will, therefore, be necessary to study and investigate cost-effective bandwidth extension techniques and peaking with vertical inductors as candidates.
Journal Article
Signal modulation system measuring device
2022
The design can measure and display other parameters such as the modulation system of the measured signal output by the signal source, identify and display the modulation mode of the measured signal, and output the demodulation signal. The measurement module is composed of an automatic gain amplifier circuit, a broadband amplifier, a low-pass filter circuit, a DDS signal generation circuit, an amplification circuit, and a display circuit. The working principle of the signal modulation measuring device is that the demodulated AM signal is obtained after the spectrum is transmitted by the multiplier, and the high-frequency signal is filtered out by the low-pass filter and amplified by the fixed gain amplifier. After the amplification circuit, the output waveform is sampled by the onboard ADC of MSP432E401Y, and then the fast Fourier transform is performed to obtain various parameters, which are finally displayed on the serial screen.
Journal Article
A broadband low noise amplifier in 70nm GaAs MHEMT process
2019
In this paper, a broadband low noise amplifier (LNA) is presented with 70nm GaAs metamorphic high electron mobility transistor (MHEMT) process. The feedback and input/output impedance match techniques for broadband amplifier are presented. The stability, noise figure, gain flatness, and S-parameter performance of this LNA are analyzed and discussed. The small signal gain of the LNA is 20dB±0.2dB and noise figure of 0.86dB~1.35dB among operating from almost DC to 15GHz. This LNA exhibits reflection below -10dB, power dissipation of 70mW and chip area of 1.0mm*0.6mm. This LNA finds its application in many wideband systems.
Journal Article
Broadband circuits for optical fiber communication
2005
An expert guide to the new and emerging field of broadband circuits for optical fiber communication This exciting publication makes it easy for readers to enter into and deepen their knowledge of the new and emerging field of broadband circuits for optical fiber communication. The author's selection and organization of material have been developed, tested, and refined from his many industry courses and seminars. Five types of broadband circuits are discussed in detail:
* Transimpedance amplifiers
* Limiting amplifiers
* Automatic gain control (AGC) amplifiers
* Lasers drivers
* Modulator drivers Essential background on optical fiber, photodetectors, lasers, modulators, and receiver theory is presented to help readers understand the system environment in which these broadband circuits operate. For each circuit type, the main specifications and their impact on system performance are explained and illustrated with numerical values. Next, the circuit concepts are discussed and illustrated with practical implementations. A broad range of circuits in MESFET, HFET, BJT, HBT, BiCMOS, and CMOS technologies is covered. Emphasis is on circuits for digital, continuous-mode transmission in the 2.5 to 40 Gb/s range, typically used in SONET, SDH, and Gigabit Ethernet applications. Burst-mode circuits for passive optical networks (PON) and analog circuits for hybrid fiber-coax (HFC) cable-TV applications also are discussed. Learning aids are provided throughout the text to help readers grasp and apply difficult concepts and techniques, including:
* Chapter summaries that highlight the key points
* Problem-and-answer sections to help readers apply their new knowledge
* Research directions that point to exciting new technological breakthroughs on the horizon
* Product examples that show the performance of actual broadband circuits
* Appendices that cover eye diagrams, differential circuits, S parameters, transistors, and technologies
* A bibliography that leads readers to more complete and in-depth treatment of specialized topics This is a superior learning tool for upper-level undergraduates and graduate-level students in circuit design and optical fiber communication. Unlike other texts that concentrate on analog circuits in general or mostly on optics, this text provides balanced coverage of electronic, optic, and system issues. Professionals in the fiber optic industry will find it an excellent reference, incorporating the latest technology and discoveries in the industry.
Reconfigurable Low-Power CMOS Amplifier Stages for Broadband Impedance Spectroscopy
by
Pérez-Bailón, Jorge
,
Medrano, Nicolás
,
Calvo-López, Belén
in
Amplifier design
,
Bandwidths
,
Batteries
2024
In this paper, a fully differential amplifier is proposed in a 1.8 V-0.18 μm CMOS (Complementary Metal-Oxide-Semiconductor) technology, which can accommodate both voltage (V-mode) and current (C-mode) inputs. Post-layout simulation results show a fixed gain amplifier exhibiting a 26 dB (V-mode)/89 dBΩ (C-mode) gain and a programmable gain amplifier featuring a 6–26 dB gain, overall yielding a 26.8–46.4 dB dB (V-mode)/89.6–109.2 dBΩ (C-mode) programmable gain range, with a 100 MHz bandwidth and a power and area consumption of 360.5 µW and 0.0177 mm2, respectively. This amplifier has been designed considering the constraints and specifications (including low voltage, low power, reduced noise and high common mode rejection ratio) for its use in an analogue Lock-in-based Frequency Response Analyser-Impedance Spectroscopy (FRA-IS) device. The proposed design introduces a novel fully differential open-loop structure based on a transconductance–transimpedance (TC-TI) topology for high performance applications with a broad programmable bandwidth. To compare this work, different figures of merit (FoMs) are introduced as well as a comparison table with other simulated and experimental results, reporting an overall better performance in terms of gain, frequency and power-area consumption.
Journal Article
Magnonic combinatorial memory
by
Khitun, Alexander
,
Balinskyy, Mykhaylo
in
Broadband amplifiers
,
Combinatorial analysis
,
Configurations
2024
In this work, we consider a type of magnetic memory where information is encoded into the mutual arrangement of magnets. The device is an active ring circuit comprising magnetic and electric parts connected in series. The electric part includes a broadband amplifier, phase shifters, and attenuators. The magnetic part is a mesh of magnonic waveguides with magnets placed on the waveguide junctions. There are amplitude and phase conditions for auto-oscillations to occur in the active ring circuit. The frequency(s) of the auto-oscillation and spin wave propagation path(s) in the magnetic part depends on the mutual arrangement of magnets in the mesh. The propagation path is detected with a set of power sensors. The correlation between circuit parameters and spin wave path is the basis of memory operation. The combination of input/output switches connecting electric and magnetic parts and electric phase shifters constitute the memory address. The output of the power sensors is the memory state. We present experimental data on the proof-of-the-concept experiments on the prototype with three magnets placed on top of a single-crystal yttrium iron garnet Y 3 Fe 2 (FeO 4 ) 3 (YIG) film. There are three selected places for the magnets to be placed. There is a variety of spin wave propagation paths for each configuration of magnets. The results demonstrate a robust operation with an On/Off ratio for path detection exceeding 35 dB at room temperature. The number of possible magnet arrangements scales factorially with the size of the magnetic part. The number of possible paths per one configuration scales factorial as well. It makes it possible to drastically increase the data storage density compared to conventional memory devices. Magnonic combinatorial memory with an array of 100 × 100 magnets can store all information generated by humankind. Physical limits and constraints are also discussed.
Journal Article
Auditory steady state responses elicited by silent gaps embedded within a broadband noise
by
Kadowaki, Seiichi
,
Morimoto, Takashi
,
Okamoto, Hidehiko
in
Acoustic Stimulation
,
Acuity
,
Analysis
2022
Background
Auditory temporal processing plays an important role in speech comprehension. Usually, behavioral tests that require subjects to detect silent gaps embedded within a continuous sound are used to assess the ability of auditory temporal processing in humans. To evaluate auditory temporal processing objectively, the present study aimed to measure the auditory steady state responses (ASSRs) elicited by silent gaps of different lengths embedded within a broadband noise. We presented a broadband noise with 40-Hz silent gaps of 3.125, 6.25, and 12.5 ms.
Results
The 40-Hz silent gaps of 3.125, 6.25, and 12.5 ms elicited clear ASSRs. Longer silent gaps elicited larger ASSR amplitudes and ASSR phases significantly differed between conditions.
Conclusion
The 40 Hz gap-evoked ASSR contributes to our understanding of the neural mechanisms underlying auditory temporal processing and may lead to the development of objective measures of auditory temporal acuity in humans.
Journal Article
A design methodology for programmable-gain low-noise TIA in CMOS
by
Romanova, Agata
,
Barzdenas, Vaidotas
in
Amplifiers
,
analog integrated circuits
,
broadband amplifiers
2021
The work reports on the design of an area-efficient inductor-less low-noise CMOS transimpedance amplifier suitable for entry-level optical time-domain reflectometers. The work suggests a novel approach for implementing a programmable-gain in capacitive feedback TIA with an independent adjustment of the low- and high-frequency behavior using the input stage biasing impedance and one of the feedback capacitors. The approach addresses a typical noise problem of fast feed-forward or resistive feedback topologies while alleviating the trade-off of the key TIA performance indicators. A more accurate amplifier model is proposed which takes into account the effects due to capacitive isolation and both biasing circuits. Further modifications to the reference design are suggested including the PMOS-based implementation of the biasing circuit to address the voltage headroom issue. The circuit was implemented using a standard 180 nm CMOS process and operates from 1.8 V supply with the drawn current of 11.7 mA.
Journal Article