Catalogue Search | MBRL
Are you sure you want to remove the book from the shelf?
{{itemTitle}}
10,541
result(s) for
"Systems on a chip"
Sort by:
System-on-Chip Test Architectures - Nanometer Design for Testability
Modern electronics testing has a legacy of more than 40 years. The introduction of new technologies, especially nanometer technologies with 90nm or smaller geometry, has allowed the semiconductor industry to keep pace with the increased performance-capacity demands from consumers. As a result, semiconductor test costs have been growing steadily and typically amount to 40% of today's overall product cost. This book is a comprehensive guide to new VLSI testing and design-for-testability (DFT) techniques that will allow students, researchers, DFT practitioners, and VLSI designers to master quickly system-on-chip test architectures, for test debug and diagnosis of digital, memory, and analog/mixed-signal designs.
eBook
Designer's guide to the Cypress PSoC
This it the first technical reference book available on the PSoC, and it offers the most comprehensive combination of technical data, example code, and descriptive prose you'll find anywhere.Embedded design expert Robert Ashby will guide you through the entire PSoC world, providing thorough coverage of device feature, design, programming and.
eBook
ESL design and verification : a prescription for electronic system-level methodology
Visit the authors' companion site! http://www.electronicsystemlevel.com/ - Includes interactive forum with the authors!Electronic System Level (ESL) design has mainstreamed - it is now an established approach at most of the world's leading system-on-chip (SoC) design companies and is being used increasingly in system design. From its genesis as an algorithm modeling methodology with 'no links to implementation', ESL is evolving into a set of complementary methodologies that enable embedded system design, verification and debug through to the hardware and software implementation of custom SoC, system-on-FPGA, system-on-board, and entire multi-board systems. This book arises from experience the authors have gained from years of work as industry practitioners in the Electronic System Level design area; they have seen \"SLD\" or \"ESL\" go through many stages and false starts, and have observed that the shift in design methodologies to ESL is finally occurring. This is partly because of ESL technologies themselves are stabilizing on a useful set of languages being standardized (SystemC is the most notable), and use models are being identified that are beginning to get real adoption. ESL DESIGN VERIFICATION offers a true prescriptive guide to ESL that reviews its past and outlines the best practices of today.Table of ContentsCHAPTER 1: WHAT IS ESL? CHAPTER 2: TAXONOMY AND DEFINITIONS FOR THE ELECTRONIC SYSTEM LEVEL CHAPTER 3: EVOLUTION OF ESL DEVELOPMENT CHAPTER 4: WHAT ARE THE ENABLERS OF ESL? CHAPTER 5: ESL FLOW CHAPTER 6: SPECIFICATIONS AND MODELING CHAPTER 7: PRE-PARTITIONING ANALYSIS CHAPTER 8: PARTITIONING CHAPTER 9: POST-PARTITIONING ANALYSIS AND DEBUG CHAPTER 10: POST-PARTITIONING VERIFICATION CHAPTER 11: HARDWARE IMPLEMENTATION CHAPTER 12: SOFTWARE IMPLEMENTATION CHAPTER 13: USE OF ESL FOR IMPLEMENTATION VERIFICATION CHAPTER 14: RESEARCH, EMERGING AND FUTURE PROSPECTS APPENDIX: LIST OF ACRONYMS * Provides broad, comprehensive coverage not available in any other such book * Massive global appeal with an internationally recognised author team * Crammed full of state of the art content from notable industry experts
eBook
Designing SOCs with Configured Cores
Microprocessor cores used for SOC design are the direct descendents of Intel's original 4004 microprocessor.Just as packaged microprocessor ICs vary widely in their attributes, so do microprocessors packaged as IP cores.
eBook
Verification techniques for system-level design
This book will explain how to verify SoC (Systems on Chip) logic designs using “formal and “semiformal verification techniques. The critical issue to be addressed is whether the functionality of the design is the one that the designers intended. Simulation has been used for checking the correctness of SoC designs (as in “functional verification), but many subtle design errors cannot be caught by simulation. Recently, formal verification, giving mathematical proof of the correctness of designs, has been gaining popularity.For higher design productivity, it is essential to debug designs as early as possible, which this book facilitates. This book covers all aspects of high-level formal and semiformal verification techniques for system level designs.• First book that covers all aspects of formal and semiformal, high-level (higher than RTL) design verification targeting SoC designs.• Formal verification of high-level designs (RTL or higher).• Verification techniques are discussed with associated system-level design methodology.
eBook
ASIC/SoC functional design verification : a comprehensive guide to technologies and methodologies
This book describes in detail all required technologies and methodologies needed to create a comprehensive, functional design verification strategy and environment to tackle the toughest job of guaranteeing first-pass working silicon. The author first outlines all of the verification sub-fields at a high level, with just enough depth to allow an.
eBook
Differential Monocyte Actuation in a Three‐Organ Functional Innate Immune System‐on‐a‐Chip
A functional, human, multiorgan, pumpless, immune system‐on‐a‐chip featuring recirculating THP‐1 immune cells with cardiomyocytes, skeletal muscle, and liver in separate compartments in a serum‐free medium is developed. This in vitro platform can emulate both a targeted immune response to tissue‐specific damage, and holistic proinflammatory immune response to proinflammatory compound exposure. The targeted response features fluorescently labeled THP‐1 monocytes selectively infiltrating into an amiodarone‐damaged cardiac module and changes in contractile force measurements without immune‐activated damage to the other organ modules. In contrast to the targeted immune response, general proinflammatory treatment of immune human‐on‐a‐chip systems with lipopolysaccharide (LPS) and interferon‐γ (IFN‐γ) causes nonselective damage to cells in all three‐organ compartments. Biomarker analysis indicates upregulation of the proinflammation cytokines TNF‐α, IL‐6, IL‐10, MIP‐1, MCP‐1, and RANTES in response to LPS + IFN‐γ treatment indicative of the M1 macrophage phenotype, whereas amiodarone treatment only leads to an increase in the restorative cytokine IL‐6 which is a marker for the M2 phenotype. This system can be used as an alternative to humanized animal models to determine direct immunological effects of biological therapeutics including monoclonal antibodies, vaccines, and gene therapies, and the indirect effects caused by cytokine release from target tissues in response to a drug's pharmacokinetics (PK)/pharmacodynamics (PD) profile. A functional, human, multiorgan, pumpless, immune system‐on‐a‐chip containing recirculating THP‐1 immune cells with cardiomyocytes, skeletal muscle, and liver compartments with a serum‐free medium is developed. This system emulates both a targeted immune response to tissue‐specific damage and a holistic immune response to proinflammatory compound exposure. These immune responses are reflected in changes to parenchymal cell functionality and cytokine release.
Journal Article
Multi-Processor System-On-Chip 1
A Multi-Processor System-on-Chip (MPSoC) is the key component for complex applications. These applications put huge pressure on memory, communication devices and computing units. This book, presented in two volumes Â? Architectures and Applications Â? therefore celebrates the 20th anniversary of MPSoC, an interdisciplinary forum that focuses on multi-core and multi-processor hardware and software systems. It is this interdisciplinarity which has led to MPSoC bringing together experts in these fields from around the world, over the last two decades. Multi-Processor System-on-Chip 1 covers the key components of MPSoC: processors, memory, interconnect and interfaces. It describes advance features of these components and technologies to build efficient MPSoC architectures. All the main components are detailed: use of memory and their technology, communication support and consistency, and specific processor architectures for general purposes or for dedicated applications.
eBook
Production Testing of RF and System-on-a-Chip Devices for Wireless Communications
With the increasing number of integrated wireless devices being developed with SOC (system on a chip) technology, a merger of RF and mixed-signal test approaches is quickly becoming a necessity. Addressing this need head-on, this first-of-its-kind resource offers you an in-depth overview of RF and SOC product testing for wireless communications. The book introduces new, creative methods that lead to more efficient testing, such as multi-site and parallel testing. You learn how to determine critical measurements for specific applications, including Bluetooth, WLAN, and 3G devices. Moreover, the book shows you how to perform these measurements cost effectively in a production test environment. This hands-on reference provides you with the time-saving algorithms and practical techniques you need to handle your challenging projects with speed and confidence. The book also offers a thorough understanding of the capital expenditures involved in production testing, to help you make sound investment decisions. You discover a cost-of-test model that helps you compare and contrast production testing methods with ease.
eBook