Asset Details
Do you wish to reserve the book?
New ternary decoders using hybrid memristor-MOS logic
Hey, we have placed the reservation for you!
By the way, why not check out events that you can attend while you pick your title.
Oops! Something went wrong.
Looks like we were not able to place the reservation. Kindly try again later.
Are you sure you want to remove the book from the shelf?
New ternary decoders using hybrid memristor-MOS logic
Do you wish to request the book?
New ternary decoders using hybrid memristor-MOS logic
Please be aware that the book you have requested cannot be checked out. If you would like to checkout this book, you can reserve another copy
We have requested the book for you!
Your request is successful and it will be processed during the Library working hours. Please check the status of your request in My Requests.
Oops! Something went wrong.
Looks like we were not able to place your request. Kindly try again later.
Journal Article
New ternary decoders using hybrid memristor-MOS logic
2025
Overview
Integrating memristor technology with traditional CMOS has led to innovative designs for ternary logic, significantly enhancing the performance and efficiency of digital integrated circuits. This hybrid approach takes advantage of the unique properties of memristors, including low power consumption, compact size, and non-volatility, to develop ternary logic circuits that outperform conventional binary systems in terms of area and energy efficiency. This article presents two new low-power ternary decoders designed using a hybrid memristor- MOS logic approach. The decoders were simulated and analyzed using SPICE, and their performance was compared with existing circuits. The results indicate that the power-efficient decoder uses 44.44% fewer transistors and dissipates 97.78% less power than previously documented circuits.
Publisher
Polish Academy of Sciences
Subject
We currently cannot retrieve any items related to this title. Kindly check back at a later time.