Asset Details
Do you wish to reserve the book?
Implementation of Data Management Engine-based Network on Chip with Parallel Memory Allocation
Hey, we have placed the reservation for you!
By the way, why not check out events that you can attend while you pick your title.
Oops! Something went wrong.
Looks like we were not able to place the reservation. Kindly try again later.
Are you sure you want to remove the book from the shelf?
Implementation of Data Management Engine-based Network on Chip with Parallel Memory Allocation
Do you wish to request the book?
Implementation of Data Management Engine-based Network on Chip with Parallel Memory Allocation
Please be aware that the book you have requested cannot be checked out. If you would like to checkout this book, you can reserve another copy
We have requested the book for you!
Your request is successful and it will be processed during the Library working hours. Please check the status of your request in My Requests.
Oops! Something went wrong.
Looks like we were not able to place your request. Kindly try again later.
Journal Article
Implementation of Data Management Engine-based Network on Chip with Parallel Memory Allocation
2022
Overview
Recently, embedded devices are playing a prominent role in digital signal processors, multi-core systems, and hybrid processors. The performance of embedded devices is purely dependent on the memory allocation operations. However, the conventional memory allocators failed to improve the speed requirements by reducing the area, delay, and power metrics. Therefore, this article is focused on the development of a data management engine-based network on chip (DME-NoC) processor, which improves the performance by adopting the parallel memory allocation (PMA) controller
Publisher
NeuroQuantology
Subject
/ Memory
