Asset Details
Do you wish to reserve the book?
A 0.35-V cascoded flipped voltage follower assisted improved fully-differential subthreshold gate-driven class-AB OTA with boosted gain, CMRR, and slew rate
Hey, we have placed the reservation for you!
By the way, why not check out events that you can attend while you pick your title.
Oops! Something went wrong.
Looks like we were not able to place the reservation. Kindly try again later.
Are you sure you want to remove the book from the shelf?
A 0.35-V cascoded flipped voltage follower assisted improved fully-differential subthreshold gate-driven class-AB OTA with boosted gain, CMRR, and slew rate
Do you wish to request the book?
A 0.35-V cascoded flipped voltage follower assisted improved fully-differential subthreshold gate-driven class-AB OTA with boosted gain, CMRR, and slew rate
Please be aware that the book you have requested cannot be checked out. If you would like to checkout this book, you can reserve another copy
We have requested the book for you!
Your request is successful and it will be processed during the Library working hours. Please check the status of your request in My Requests.
Oops! Something went wrong.
Looks like we were not able to place your request. Kindly try again later.
Journal Article
A 0.35-V cascoded flipped voltage follower assisted improved fully-differential subthreshold gate-driven class-AB OTA with boosted gain, CMRR, and slew rate
2023
Overview
This article presents a proficient architecture of a power-efficient gate-driven two-stage fully-differential operational transconductance amplifier (FD-OTA). The proposed fully-differential OTA operating in the subthreshold region offers a more comprehensive input and output voltage range. It exploits forward body-biasing techniques in the current mirror load that is employed on a composite input core. Further, both stages are adaptively biased using two gate-driven cascoded flipped voltage follower (CASFVF) differential amplifiers to eliminate the dedicated tail current sources and operate in super class-AB mode. The overall structure allows precise bias current control across pseudo-differential pairs, leading to low process, voltage, and temperature (PVT) variance in small and large signal performance characteristics. In open-loop operation, the proposed approach allows the 0.35-V operated OTA to obtain a voltage gain of 96.16 dB, a CMRR of 158.68 dB, a phase margin of 65.18°, and a unity gain frequency of 43.73 kHz for a 15 pF capacitive load in UMC 0.18-µm CMOS technology. Moreover, an average slew rate of 5.11 V/µs for a power dissipation of 70 nW establishes the highest large-signal figure-of-merit (FOM
L
) among the latest state-of-the-art, proving its usefulness in high-speed applications as well.
Publisher
Springer US,Springer Nature B.V
Subject
