Asset Details
MbrlCatalogueTitleDetail
Do you wish to reserve the book?
Efficient hardware implementations of Lopez–Dahab projective co-ordinate based scalar multiplication of ECC
by
Basiri, M. Mohamed Asan
in
Algorithms
/ Application specific integrated circuits
/ Arithmetic and logic units
/ Circuits and Systems
/ Cores
/ Cryptography
/ Curves
/ Electrical Engineering
/ Energy dissipation
/ Engineering
/ Field programmable gate arrays
/ Hardware
/ Multiplication
/ Multiplication & division
/ Signal,Image and Speech Processing
/ System on chip
/ Timing issues
2023
Hey, we have placed the reservation for you!
By the way, why not check out events that you can attend while you pick your title.
You are currently in the queue to collect this book. You will be notified once it is your turn to collect the book.
Oops! Something went wrong.
Looks like we were not able to place the reservation. Kindly try again later.
Are you sure you want to remove the book from the shelf?
Efficient hardware implementations of Lopez–Dahab projective co-ordinate based scalar multiplication of ECC
by
Basiri, M. Mohamed Asan
in
Algorithms
/ Application specific integrated circuits
/ Arithmetic and logic units
/ Circuits and Systems
/ Cores
/ Cryptography
/ Curves
/ Electrical Engineering
/ Energy dissipation
/ Engineering
/ Field programmable gate arrays
/ Hardware
/ Multiplication
/ Multiplication & division
/ Signal,Image and Speech Processing
/ System on chip
/ Timing issues
2023
Oops! Something went wrong.
While trying to remove the title from your shelf something went wrong :( Kindly try again later!
Do you wish to request the book?
Efficient hardware implementations of Lopez–Dahab projective co-ordinate based scalar multiplication of ECC
by
Basiri, M. Mohamed Asan
in
Algorithms
/ Application specific integrated circuits
/ Arithmetic and logic units
/ Circuits and Systems
/ Cores
/ Cryptography
/ Curves
/ Electrical Engineering
/ Energy dissipation
/ Engineering
/ Field programmable gate arrays
/ Hardware
/ Multiplication
/ Multiplication & division
/ Signal,Image and Speech Processing
/ System on chip
/ Timing issues
2023
Please be aware that the book you have requested cannot be checked out. If you would like to checkout this book, you can reserve another copy
We have requested the book for you!
Your request is successful and it will be processed during the Library working hours. Please check the status of your request in My Requests.
Oops! Something went wrong.
Looks like we were not able to place your request. Kindly try again later.
Efficient hardware implementations of Lopez–Dahab projective co-ordinate based scalar multiplication of ECC
Journal Article
Efficient hardware implementations of Lopez–Dahab projective co-ordinate based scalar multiplication of ECC
2023
Request Book From Autostore
and Choose the Collection Method
Overview
Elliptic curve cryptography (ECC) is most widely used asymmetric cryptography technique used in the modern engineering applications. This article proposes efficient hardware implementations scalar multiplication of Lopez–Dahab projective co-ordinate based ECC in the platforms of application specific integrated circuit (ASIC) and field programmable gate array logic (FPGA). The configurable
G
F
(
2
163
)
arithmetic unit is used to design the proposed scalar multiplication in ASIC platform with 45
nm
CMOS technology. The scalar multiplication includes point addition and doubling. Since the
G
F
(
2
163
)
operations such as addition, multiplication, fused multiply addition (FMA), and multiplicative inverse required in the point addition and doubling are performed using the configurable
G
F
(
2
163
)
arithmetic unit, area and power dissipation of the proposed scalar multiplication in the ASIC platform is less than various existing designs. Similarly, both the Cortex-A9 cores of Zynq 7000 system on chip (SoC) are used to perform the two scalar multiplications in parallel, where the first core performs the point addition of the scalar multiplication while the second core performs the point doubling. Here, both the cores control separate co-processors to perform the point addition or doubling. Due to this dual core implementation in FPGA, the throughput of the proposed scalar multiplication in FPGA is greater than various existing designs.
Publisher
Springer US,Springer Nature B.V
This website uses cookies to ensure you get the best experience on our website.