Asset Details
MbrlCatalogueTitleDetail
Do you wish to reserve the book?
Radix-10 Restoring Square Root for 6-input LUTs Programmable Devices
by
Vázquez Martín
, Tosini Marcelo
, Leiva Lucas
in
Algorithms
/ Devices
/ Floating point arithmetic
2021
Hey, we have placed the reservation for you!
By the way, why not check out events that you can attend while you pick your title.
You are currently in the queue to collect this book. You will be notified once it is your turn to collect the book.
Oops! Something went wrong.
Looks like we were not able to place the reservation. Kindly try again later.
Are you sure you want to remove the book from the shelf?
Oops! Something went wrong.
While trying to remove the title from your shelf something went wrong :( Kindly try again later!
Do you wish to request the book?
Radix-10 Restoring Square Root for 6-input LUTs Programmable Devices
by
Vázquez Martín
, Tosini Marcelo
, Leiva Lucas
in
Algorithms
/ Devices
/ Floating point arithmetic
2021
Please be aware that the book you have requested cannot be checked out. If you would like to checkout this book, you can reserve another copy
We have requested the book for you!
Your request is successful and it will be processed during the Library working hours. Please check the status of your request in My Requests.
Oops! Something went wrong.
Looks like we were not able to place your request. Kindly try again later.
Radix-10 Restoring Square Root for 6-input LUTs Programmable Devices
Journal Article
Radix-10 Restoring Square Root for 6-input LUTs Programmable Devices
2021
Request Book From Autostore
and Choose the Collection Method
Overview
This paper proposes efficient fixed-point and floating-point implementations for radix-10 square root in Xilinx FPGAs devices. The method implements digit recurrence with restoring algorithm, which supports the three decimal floating-point (DFP) types specified in the IEEE 754-2008 standard. The technique used for restoring is optimal and novel. The designs use new techniques based on the efficient utilization of dedicated resources in the programmable devices. Implementations were made in Xilinx 7-series devices. For fixed-point square root, they are capable of operating up to 212 MHz for p=7, 197 MHz for p=16, and 190 MHz for p=34. As for DFP square root, the operation frequency obtained is 194 MHz for p=7, 183 MHz for p=16, and 174 MHz for p=34. The proposed architecture achieves better computation times than related works.
Publisher
Springer Nature B.V
Subject
This website uses cookies to ensure you get the best experience on our website.