Asset Details
MbrlCatalogueTitleDetail
Do you wish to reserve the book?
Efficient parallel implementation of reservoir computing systems
by
Skibinsky-Gitlin, Erik S.
, Canals, Vincent
, Roca, Miquel
, Rosselló, Josep L.
, Alomar, M. L.
, Frasser, Christiam F.
, Isern, Eugeni
in
Artificial Intelligence
/ Computational Biology/Bioinformatics
/ Computational Science and Engineering
/ Computer Science
/ Data Mining and Knowledge Discovery
/ Energy conservation
/ Fault tolerance
/ Field programmable gate arrays
/ Gate counting
/ Hardware
/ Image Processing and Computer Vision
/ Integrated circuits
/ Machine learning
/ Networks
/ Neurons
/ Original Article
/ Parallel connected
/ Power
/ Power management
/ Probability and Statistics in Computer Science
/ Synapses
2020
Hey, we have placed the reservation for you!
By the way, why not check out events that you can attend while you pick your title.
You are currently in the queue to collect this book. You will be notified once it is your turn to collect the book.
Oops! Something went wrong.
Looks like we were not able to place the reservation. Kindly try again later.
Are you sure you want to remove the book from the shelf?
Efficient parallel implementation of reservoir computing systems
by
Skibinsky-Gitlin, Erik S.
, Canals, Vincent
, Roca, Miquel
, Rosselló, Josep L.
, Alomar, M. L.
, Frasser, Christiam F.
, Isern, Eugeni
in
Artificial Intelligence
/ Computational Biology/Bioinformatics
/ Computational Science and Engineering
/ Computer Science
/ Data Mining and Knowledge Discovery
/ Energy conservation
/ Fault tolerance
/ Field programmable gate arrays
/ Gate counting
/ Hardware
/ Image Processing and Computer Vision
/ Integrated circuits
/ Machine learning
/ Networks
/ Neurons
/ Original Article
/ Parallel connected
/ Power
/ Power management
/ Probability and Statistics in Computer Science
/ Synapses
2020
Oops! Something went wrong.
While trying to remove the title from your shelf something went wrong :( Kindly try again later!
Do you wish to request the book?
Efficient parallel implementation of reservoir computing systems
by
Skibinsky-Gitlin, Erik S.
, Canals, Vincent
, Roca, Miquel
, Rosselló, Josep L.
, Alomar, M. L.
, Frasser, Christiam F.
, Isern, Eugeni
in
Artificial Intelligence
/ Computational Biology/Bioinformatics
/ Computational Science and Engineering
/ Computer Science
/ Data Mining and Knowledge Discovery
/ Energy conservation
/ Fault tolerance
/ Field programmable gate arrays
/ Gate counting
/ Hardware
/ Image Processing and Computer Vision
/ Integrated circuits
/ Machine learning
/ Networks
/ Neurons
/ Original Article
/ Parallel connected
/ Power
/ Power management
/ Probability and Statistics in Computer Science
/ Synapses
2020
Please be aware that the book you have requested cannot be checked out. If you would like to checkout this book, you can reserve another copy
We have requested the book for you!
Your request is successful and it will be processed during the Library working hours. Please check the status of your request in My Requests.
Oops! Something went wrong.
Looks like we were not able to place your request. Kindly try again later.
Efficient parallel implementation of reservoir computing systems
Journal Article
Efficient parallel implementation of reservoir computing systems
2020
Request Book From Autostore
and Choose the Collection Method
Overview
Reservoir computing (RC) is a powerful machine learning methodology well suited for time-series processing. The hardware implementation of RC systems (HRC) may extend the utility of this neural approach to solve real-life problems for which software solutions are not satisfactory. Nevertheless, the implementation of massive parallel-connected reservoir networks is costly in terms of circuit area and power, mainly due to the requirement of implementing synapse multipliers that increase gate count to prohibitive values. Most HRC systems present in the literature solve this area problem by sequencializing the processes, thus loosing the expected fault-tolerance and low latency of fully parallel-connected HRCs. Therefore, the development of new methodologies to implement fully parallel HRC systems is of high interest to many computational intelligence applications requiring quick responses. In this article, we propose a compact hardware implementation for Echo-State Networks (an specific type of reservoir) that reduces the area cost by simplifying the synapses and using linear piece-wise activation functions for neurons. The proposed design is synthesized in a Field-Programmable Gate Array and evaluated for different time-series prediction tasks. Without compromising the overall accuracy, the proposed approach achieves a significant saving in terms of power and hardware when compared with recently published implementations. This technique pave the way for the low-power implementation of fully parallel reservoir networks containing thousands of neurons in a single integrated circuit.
Publisher
Springer London,Springer Nature B.V
This website uses cookies to ensure you get the best experience on our website.