Asset Details
MbrlCatalogueTitleDetail
Do you wish to reserve the book?
A Power Efficient Test Data Compression Method for SoC using Alternating Statistical Run-Length Coding
by
Ju, Zijian
, Sun, Xun
, Guo, Kun
, Yuan, Haiying
in
Benchmarking
/ CAE) and Design
/ Circuits
/ Circuits and Systems
/ Coding
/ Coding standards
/ Compression ratio
/ Computer-Aided Engineering (CAD
/ Consumption
/ Data compression
/ Electrical Engineering
/ Energy efficiency
/ Engineering
/ Power dissipation
/ Power supply
/ Statistical analysis
/ System on chip
2016
Hey, we have placed the reservation for you!
By the way, why not check out events that you can attend while you pick your title.
You are currently in the queue to collect this book. You will be notified once it is your turn to collect the book.
Oops! Something went wrong.
Looks like we were not able to place the reservation. Kindly try again later.
Are you sure you want to remove the book from the shelf?
A Power Efficient Test Data Compression Method for SoC using Alternating Statistical Run-Length Coding
by
Ju, Zijian
, Sun, Xun
, Guo, Kun
, Yuan, Haiying
in
Benchmarking
/ CAE) and Design
/ Circuits
/ Circuits and Systems
/ Coding
/ Coding standards
/ Compression ratio
/ Computer-Aided Engineering (CAD
/ Consumption
/ Data compression
/ Electrical Engineering
/ Energy efficiency
/ Engineering
/ Power dissipation
/ Power supply
/ Statistical analysis
/ System on chip
2016
Oops! Something went wrong.
While trying to remove the title from your shelf something went wrong :( Kindly try again later!
Do you wish to request the book?
A Power Efficient Test Data Compression Method for SoC using Alternating Statistical Run-Length Coding
by
Ju, Zijian
, Sun, Xun
, Guo, Kun
, Yuan, Haiying
in
Benchmarking
/ CAE) and Design
/ Circuits
/ Circuits and Systems
/ Coding
/ Coding standards
/ Compression ratio
/ Computer-Aided Engineering (CAD
/ Consumption
/ Data compression
/ Electrical Engineering
/ Energy efficiency
/ Engineering
/ Power dissipation
/ Power supply
/ Statistical analysis
/ System on chip
2016
Please be aware that the book you have requested cannot be checked out. If you would like to checkout this book, you can reserve another copy
We have requested the book for you!
Your request is successful and it will be processed during the Library working hours. Please check the status of your request in My Requests.
Oops! Something went wrong.
Looks like we were not able to place your request. Kindly try again later.
A Power Efficient Test Data Compression Method for SoC using Alternating Statistical Run-Length Coding
Journal Article
A Power Efficient Test Data Compression Method for SoC using Alternating Statistical Run-Length Coding
2016
Request Book From Autostore
and Choose the Collection Method
Overview
A power efficient System-on-a-Chip test data compression method using alternating statistical run-length coding is proposed. To effectively reduce test power dissipation, the test set is firstly preprocessed by 2D reordering scheme. To further improve the compression ratio, 4 m partitioning of the runs and a smart filling of the don’t care bits provide the nice results, and alternating statistical run-length coding scheme is developed to encode the preprocessed test set. In addition, a simple decoder is obtained which consumed a little area overhead. The benchmark circuits verify the proposed power efficient coding method well. Experimental results show it obtains a high compression ratio, low scan-in test power dissipation and little extra area overhead during System-on-a-Chip scan testing.
Publisher
Springer US,Springer Nature B.V
Subject
This website uses cookies to ensure you get the best experience on our website.