Asset Details
Do you wish to reserve the book?
Wafer-Level Testing and Test During Burn-In for Integrated Circuits
Hey, we have placed the reservation for you!
By the way, why not check out events that you can attend while you pick your title.
Oops! Something went wrong.
Looks like we were not able to place the reservation. Kindly try again later.
Are you sure you want to remove the book from the shelf?
Wafer-Level Testing and Test During Burn-In for Integrated Circuits
Do you wish to request the book?
Wafer-Level Testing and Test During Burn-In for Integrated Circuits
Please be aware that the book you have requested cannot be checked out. If you would like to checkout this book, you can reserve another copy
We have requested the book for you!
Your request is successful and it will be processed during the Library working hours. Please check the status of your request in My Requests.
Oops! Something went wrong.
Looks like we were not able to place your request. Kindly try again later.
eBook
Wafer-Level Testing and Test During Burn-In for Integrated Circuits
2010
Overview
Wafer-level testing refers to a critical process of subjecting integrated circuits and semiconductor devices to electrical testing while they are still in wafer form. Burn-in is a temperature/bias reliability stress test used in detecting and screening out potential early life device failures. This hands-on resource provides a comprehensive analysis of these methods, showing how wafer-level testing during burn-in (WLTBI) helps lower product cost in semiconductor manufacturing. Engineers learn how to implement the testing of integrated circuits at the wafer-level under various resource constraints. Moreover, this unique book helps practitioners address the issue of enabling next generation products with previous generation testers. Practitioners also find expert insights on current industry trends in WLTBI test solutions.
Publisher
Artech,Artech House
Subject
ISBN
1596939907, 9781596939905, 9781596939899, 1596939893
