Asset Details
Do you wish to reserve the book?
Optimizing integrated circuit testing: a comprehensive approach to testability and efficiency
Hey, we have placed the reservation for you!
By the way, why not check out events that you can attend while you pick your title.
Oops! Something went wrong.
Looks like we were not able to place the reservation. Kindly try again later.
Are you sure you want to remove the book from the shelf?
Optimizing integrated circuit testing: a comprehensive approach to testability and efficiency
Do you wish to request the book?
Optimizing integrated circuit testing: a comprehensive approach to testability and efficiency
Please be aware that the book you have requested cannot be checked out. If you would like to checkout this book, you can reserve another copy
We have requested the book for you!
Your request is successful and it will be processed during the Library working hours. Please check the status of your request in My Requests.
Oops! Something went wrong.
Looks like we were not able to place your request. Kindly try again later.
Journal Article
Optimizing integrated circuit testing: a comprehensive approach to testability and efficiency
2025
Overview
Testing is a critical aspect of integrated circuit (IC) design, aimed at ensuring thorough evaluation of all nodes within the designs netlist to identify potential defects. The effectiveness of design for testability (DFT) relies on assessing the observability and controllability of each node within the architecture. These attributes form the foundation of DFT, enabling optimal test coverage (TC) with minimal test time (TT). The rigor of design testing is directly linked to the number of patterns used, with crucial parameters, such as multi-voltage conditions, temperature variations, and comprehensive testing methodologies playing key roles during the process. This methodology integrates techniques, such as scan insertion (SI), automatic test pattern generation (ATPG), embedded deterministic testing, and pattern simulation. The primary goal is to compress and minimize test data volume (TDV) and TT. ATPG plays a pivotal role in this approach by generating patterns tailored to meet compression requirements. Simulation validates the effectiveness of these patterns in reducing TT. The application of this methodology leads to significant improvements in testing efficiency. This study effectively determines the optimal multi-voltage and temperature parameters for IC testing. By leveraging automatic pattern generation and compression techniques, it achieves a substantial reduction in both test data and TT. The findings emphasize the importance of adhering to the DFT principles of observability and controllability to maximize TC. The proposed methodology demonstrates clear improvements in TDV and TT efficiency, contributing not only to the field of IC manufacturing but also emphasizing the value of a systematic and comprehensive approach to DFT in enhancing the reliability and performance of ICs.
Publisher
Accent Social and Welfare Society
