Journal Article

FEINT: Automated Framework for Efficient INsertion of Templates/Trojans into FPGAs

Pearce, Hammond, Trujillo, Joshua, Karri, Ramesh, Surabhi, Virinchi Roy, Khorrami, Farshad, Raz, Md, Sadhukhan, Rajat, Krishnamurthy, Prashanth

2024

Overview

Field-Programmable Gate Arrays (FPGAs) play a significant and evolving role in various industries and applications in the current technological landscape. They are widely known for their flexibility, rapid prototyping, reconfigurability, and design development features. FPGA designs are often constructed as compositions of interconnected modules that implement the various features/functionalities required in an application. This work develops a novel tool FEINT, which facilitates this module composition process and automates the design-level modifications required when introducing new modules into an existing design. The proposed methodology is architected as a “template” insertion tool that operates based on a user-provided configuration script to introduce dynamic design features as plugins at different stages of the FPGA design process to facilitate rapid prototyping, composition-based design evolution, and system customization. FEINT can be useful in applications where designers need to tailor system behavior without requiring expert FPGA programming skills or significant manual effort. For example, FEINT can help insert defensive monitoring, adversarial Trojan, and plugin-based functionality enhancement features. FEINT is scalable, future-proof, and cross-platform without a dependence on vendor-specific file formats, thus ensuring compatibility with FPGA families and tool versions and being integrable with commercial tools. To assess FEINT’s effectiveness, our tests covered the injection of various types of templates/modules into FPGA designs. For example, in the Trojan insertion context, our tests consider diverse Trojan behaviors and triggers, including key leakage and denial of service Trojans. We evaluated FEINT’s applicability to complex designs by creating an FPGA design that features a MicroBlaze soft-core processor connected to an AES-accelerator via an AXI-bus interface. FEINT can successfully and efficiently insert various templates into this design at different FPGA design stages.

• Publisher: MDPI AG
• Subject: Artificial intelligence / Automation / Composition / Configuration management / Design / EDA / Field programmable gate arrays / FPGA / Insertion / Intellectual property / Libraries / Microprocessors / Modules / place-and-route / Product development / Rapid prototyping / Reverse engineering / template insertion / Trojan insertion