Asset Details
Do you wish to reserve the book?
Design Technology Co-Optimization Strategy for Ge Fraction in SiGe Channel of SGOI FinFET
Hey, we have placed the reservation for you!
By the way, why not check out events that you can attend while you pick your title.
Oops! Something went wrong.
Looks like we were not able to place the reservation. Kindly try again later.
Are you sure you want to remove the book from the shelf?
Design Technology Co-Optimization Strategy for Ge Fraction in SiGe Channel of SGOI FinFET
Do you wish to request the book?
Design Technology Co-Optimization Strategy for Ge Fraction in SiGe Channel of SGOI FinFET
Please be aware that the book you have requested cannot be checked out. If you would like to checkout this book, you can reserve another copy
We have requested the book for you!
Your request is successful and it will be processed during the Library working hours. Please check the status of your request in My Requests.
Oops! Something went wrong.
Looks like we were not able to place your request. Kindly try again later.
Journal Article
Design Technology Co-Optimization Strategy for Ge Fraction in SiGe Channel of SGOI FinFET
2023
Overview
FinFET devices and Silicon-On-Insulator (SOI) devices are two mainstream technical routes after the planar MOSFET reached the limit for scaling. The SOI FinFET devices combine the benefits of FinFET and SOI devices, which can be further boosted by SiGe channels. In this work, we develop an optimizing strategy of the Ge fraction in SiGe Channels of SGOI FinFET devices. The simulation results of ring oscillator (RO) circuits and SRAM cells reveal that altering the Ge fraction can improve the performance and power of different circuits for different applications.
Publisher
MDPI AG,MDPI
