MbrlCatalogueTitleDetail

Do you wish to reserve the book?
Logical quantum processor based on reconfigurable atom arrays
Logical quantum processor based on reconfigurable atom arrays
Hey, we have placed the reservation for you!
Hey, we have placed the reservation for you!
By the way, why not check out events that you can attend while you pick your title.
You are currently in the queue to collect this book. You will be notified once it is your turn to collect the book.
Oops! Something went wrong.
Oops! Something went wrong.
Looks like we were not able to place the reservation. Kindly try again later.
Are you sure you want to remove the book from the shelf?
Logical quantum processor based on reconfigurable atom arrays
Oops! Something went wrong.
Oops! Something went wrong.
While trying to remove the title from your shelf something went wrong :( Kindly try again later!
Title added to your shelf!
Title added to your shelf!
View what I already have on My Shelf.
Oops! Something went wrong.
Oops! Something went wrong.
While trying to add the title to your shelf something went wrong :( Kindly try again later!
Do you wish to request the book?
Logical quantum processor based on reconfigurable atom arrays
Logical quantum processor based on reconfigurable atom arrays

Please be aware that the book you have requested cannot be checked out. If you would like to checkout this book, you can reserve another copy
How would you like to get it?
We have requested the book for you! Sorry the robot delivery is not available at the moment
We have requested the book for you!
We have requested the book for you!
Your request is successful and it will be processed during the Library working hours. Please check the status of your request in My Requests.
Oops! Something went wrong.
Oops! Something went wrong.
Looks like we were not able to place your request. Kindly try again later.
Logical quantum processor based on reconfigurable atom arrays
Logical quantum processor based on reconfigurable atom arrays
Journal Article

Logical quantum processor based on reconfigurable atom arrays

2024
Request Book From Autostore and Choose the Collection Method
Overview
Suppressing errors is the central challenge for useful quantum computing 1 , requiring quantum error correction (QEC) 2 – 6 for large-scale processing. However, the overhead in the realization of error-corrected ‘logical’ qubits, in which information is encoded across many physical qubits for redundancy 2 – 4 , poses substantial challenges to large-scale logical quantum computing. Here we report the realization of a programmable quantum processor based on encoded logical qubits operating with up to 280 physical qubits. Using logical-level control and a zoned architecture in reconfigurable neutral-atom arrays 7 , our system combines high two-qubit gate fidelities 8 , arbitrary connectivity 7 , 9 , as well as fully programmable single-qubit rotations and mid-circuit readout 10 – 15 . Operating this logical processor with various types of encoding, we demonstrate improvement of a two-qubit logic gate by scaling surface-code 6 distance from d  = 3 to d  = 7, preparation of colour-code qubits with break-even fidelities 5 , fault-tolerant creation of logical Greenberger–Horne–Zeilinger (GHZ) states and feedforward entanglement teleportation, as well as operation of 40 colour-code qubits. Finally, using 3D [[8,3,2]] code blocks 16 , 17 , we realize computationally complex sampling circuits 18 with up to 48 logical qubits entangled with hypercube connectivity 19 with 228 logical two-qubit gates and 48 logical CCZ gates 20 . We find that this logical encoding substantially improves algorithmic performance with error detection, outperforming physical-qubit fidelities at both cross-entropy benchmarking and quantum simulations of fast scrambling 21 , 22 . These results herald the advent of early error-corrected quantum computation and chart a path towards large-scale logical processors. A programmable quantum processor based on encoded logical qubits operating with up to 280 physical qubits is described, in which improvement of algorithmic performance using a variety of error-correction codes is enabled.