Asset Details
MbrlCatalogueTitleDetail
Do you wish to reserve the book?
Hybrid cat-transmon architecture for scalable, hardware-efficient quantum error correction
by
Fang, Michael T
, Matheny, Matthew H
, Putterman, Harald
, Painter, Oskar
, Hann, Connor T
, Iverson, Joseph K
, Chamberland, Christopher
, Fernando G S L Brandão
, Noh, Kyungjoo
in
Bias
/ Computer architecture
/ Dissipation
/ Error analysis
/ Error correction
/ Error correction & detection
/ Hardware
/ Quantum computing
/ Qubits (quantum computing)
/ Repetition
2024
Hey, we have placed the reservation for you!
By the way, why not check out events that you can attend while you pick your title.
You are currently in the queue to collect this book. You will be notified once it is your turn to collect the book.
Oops! Something went wrong.
Looks like we were not able to place the reservation. Kindly try again later.
Are you sure you want to remove the book from the shelf?
Hybrid cat-transmon architecture for scalable, hardware-efficient quantum error correction
by
Fang, Michael T
, Matheny, Matthew H
, Putterman, Harald
, Painter, Oskar
, Hann, Connor T
, Iverson, Joseph K
, Chamberland, Christopher
, Fernando G S L Brandão
, Noh, Kyungjoo
in
Bias
/ Computer architecture
/ Dissipation
/ Error analysis
/ Error correction
/ Error correction & detection
/ Hardware
/ Quantum computing
/ Qubits (quantum computing)
/ Repetition
2024
Oops! Something went wrong.
While trying to remove the title from your shelf something went wrong :( Kindly try again later!
Do you wish to request the book?
Hybrid cat-transmon architecture for scalable, hardware-efficient quantum error correction
by
Fang, Michael T
, Matheny, Matthew H
, Putterman, Harald
, Painter, Oskar
, Hann, Connor T
, Iverson, Joseph K
, Chamberland, Christopher
, Fernando G S L Brandão
, Noh, Kyungjoo
in
Bias
/ Computer architecture
/ Dissipation
/ Error analysis
/ Error correction
/ Error correction & detection
/ Hardware
/ Quantum computing
/ Qubits (quantum computing)
/ Repetition
2024
Please be aware that the book you have requested cannot be checked out. If you would like to checkout this book, you can reserve another copy
We have requested the book for you!
Your request is successful and it will be processed during the Library working hours. Please check the status of your request in My Requests.
Oops! Something went wrong.
Looks like we were not able to place your request. Kindly try again later.
Hybrid cat-transmon architecture for scalable, hardware-efficient quantum error correction
Paper
Hybrid cat-transmon architecture for scalable, hardware-efficient quantum error correction
2024
Request Book From Autostore
and Choose the Collection Method
Overview
Dissipative cat qubits are a promising physical platform for quantum computing, since their large noise bias can enable more hardware-efficient quantum error correction. In this work we theoretically study the long-term prospects of a hybrid cat-transmon quantum computing architecture where dissipative cat qubits play the role of data qubits, and error syndromes are measured using ancillary transmon qubits. The cat qubits' noise bias enables more hardware-efficient quantum error correction, and the use of transmons allows for practical, high-fidelity syndrome measurement. While correction of the dominant cat Z errors with a repetition code has recently been demonstrated in experiment, here we show how the architecture can be scaled beyond a repetition code. In particular, we propose a cat-transmon entangling gate that enables the correction of residual cat X errors in a thin rectangular surface code, so that logical error can be arbitrarily suppressed by increasing code distance. We numerically estimate logical memory performance, finding significant overhead reductions in comparison to architectures without biased noise. For example, with current state-of-the-art coherence, physical error rates of \\(10^{-3}\\) and noise biases in the range \\(10^{3} - 10^{4}\\) are achievable. With this level of performance, the qubit overhead required to reach algorithmically-relevant logical error rates with the cat-transmon architecture matches that of an unbiased-noise architecture with physical error rates in the range \\(10^{-5} - 10^{-4}\\).
Publisher
Cornell University Library, arXiv.org
This website uses cookies to ensure you get the best experience on our website.