Asset Details
Do you wish to reserve the book?
Memristor devices for next-generation computing: from performance optimization to application-specific co-design
Hey, we have placed the reservation for you!
By the way, why not check out events that you can attend while you pick your title.
Oops! Something went wrong.
Looks like we were not able to place the reservation. Kindly try again later.
Are you sure you want to remove the book from the shelf?
Memristor devices for next-generation computing: from performance optimization to application-specific co-design
Do you wish to request the book?
Memristor devices for next-generation computing: from performance optimization to application-specific co-design
Please be aware that the book you have requested cannot be checked out. If you would like to checkout this book, you can reserve another copy
We have requested the book for you!
Your request is successful and it will be processed during the Library working hours. Please check the status of your request in My Requests.
Oops! Something went wrong.
Looks like we were not able to place your request. Kindly try again later.
Journal Article
Memristor devices for next-generation computing: from performance optimization to application-specific co-design
2026
Overview
Memristors have emerged as a transformative technology in the realm of electronic devices, offering unique advantages such as fast switching speeds, low power consumption, and the ability to sensor-memory-compute. The applications span across non-volatile memory, neuromorphic computing, hardware security, and beyond, prompting memristors to become a versatile solution for next-generation computing and data storage systems. Despite enormous potential of memristors, the transition from laboratory prototypes to large-scale applications is challenging in terms of material stability, device reproducibility, and array scalability. This review systematically explores recent advancements in high-performance memristor technologies, focusing on performance enhancement strategies through material engineering, structural design, pulse protocol optimization, and algorithm control. We provide an in-depth analysis of key performance metrics tailored to specific applications, including non-volatile memory, neuromorphic computing, and hardware security. Furthermore, we propose a co-design framework that integrates device-level optimizations with operational-level improvements, aiming to bridge the gap between theoretical models and practical implementations.
Publisher
IOP Publishing
